

# Tutorial 7 - Part 1

## iEDA Infrastructure

Zengrong Huang, Xingquan Li

Peng Cheng Laboratory



**01**

**iEDA Infrastructure**

**02**


**Feature**

**03**

**Flow**


# We Need Infrastructure

- **Level 1:** Open-source tools, RTLs, PDKs support chip design
- **Level 2:** Open-source Infrastructure supports EDA development




# iEDA Infra. Support EDA Tool

- To fast develop high-quality EDA tool, we need a **Software Development Kit (SDK)**
- iEDA can be used to support developing EDA tool or algorithm
- **Infrastructure: Database, Manager, Operator, Interface**



# Parsers and Database

- **Parser: Verilog, SPEF, Liberty, SDF, VCD, SDC, LEF/DEF, ITF, and GDSII**
- **Database: Design, Layout, Tech, Timing, Parasitic, Network**



# Managers

## Platform Manager

### Data

- ❑ Config
- ❑ ChipData
- ❑ Interactive
- ❑ Proc Data
- ❑ ...

### Flows

- ❑ Initialize
- ❑ Input
- ❑ Process
- ❑ Output

### Tools

- ❑ Floorplan
- ❑ NetOpt
- ❑ Placement
- ❑ CTS
- ❑ TimingOpt
- ❑ Legalization
- ❑ Routing
- ❑ Filler
- ❑ DRC
- ❑ ...

### Features

- ❑ Summary
- ❑ Density
- ❑ Wire Length
- ❑ Congestion
- ❑ Profiles
- ❑ ...

### Reports

- ❑ Statistic
- ❑ Evaluation
- ❑ Flow Results
- ❑ Timing
- ❑ DRC
- ❑ ...

### Files

- ❑ Config
- ❑ Design
- ❑ Procedure
- ❑ Serialize
- ❑ ...

# Interfaces

## TCL

- ❑ Flows
- ❑ DB
- ❑ Tools
- ❑ Evaluation
- ❑ Features
- ❑ Reports
- ❑ GUI

- └─ tcl\_config
- └─ tcl\_contest
- └─ tcl\_eval
- └─ tcl\_feature
- └─ tcl\_flow
- └─ tcl\_gui
- └─ tcl\_icts
- └─ tcl\_idb
- └─ tcl\_idrc
- └─ tcl\_ifp
- └─ tcl\_ino
- └─ tcl\_instance
- └─ tcl\_ipdn
- └─ tcl\_ipl
- └─ tcl\_ipw
- └─ tcl\_irt
- └─ tcl\_ista
- └─ tcl\_ito
- └─ tcl\_report
- └─ tcl\_util


## Python

- ❑ Flows
- ❑ DB
- ❑ Tools
- ❑ Evaluation
- ❑ Features
- ❑ Reports

- └─ py\_config
- └─ py\_eval
- └─ py\_feature
- └─ py\_flow
- └─ py\_icts
- └─ py\_idb
- └─ py\_idrc
- └─ py\_ifp
- └─ py\_imp
- └─ py\_ino
- └─ py\_instance
- └─ py\_ipdn
- └─ py\_ipl
- └─ py\_ipw
- └─ py\_irt
- └─ py\_ista
- └─ py\_ito
- └─ py\_report

## GUI

- ❑ File Operation
- ❑ Layout View
- ❑ Layers Control
- ❑ Shape Setting
- ❑ Instance Options
- ❑ Net Options
- ❑ PDN Options
- ❑ Track Grid
- ❑ DRC View
- ❑ Clock Tree View



# Evaluator: Horizontal Comparison

- Compare and analyze the Q&R
  - **Designs and Flows**
  - Tools and Algorithms

part metrics	flow1	flow2
detail routing HPWL (um)	10879081	11025675
final wirelength (um)	11471595	12071042
setup slack (ns)	-0.492	-0.484
hold slack (ns)	0.426	0.427
suggest frequency (MHz)	345.804	346.784
power (mW)	0.956	0.966
#DRC	755	643

**Flow Comparison**

design	aes	aes_core
PDK	sky130	sky130
instance area	408034.7568	371050.9776
IO pin	76	520
instances	45854	42044
nets	30634	28536
core_area	1352765.88	1230601.766
total wire length	2695657	2809505
total vias	280870	271884
setup_slack (max)	14.7	14.73
hold_slack (min)	0.22	0.4
suggest freq (MHz)	188.6792453	189.7533207

**Design Comparison**




# Evaluator: Horizontal Comparison


- Compare and analyze the Q&R
  - Designs and Flows
  - **Tools and Algorithms**

part metrics	abacus	tetris
global placement HPWL	10127910	10127910
legalization HPWL	10426323	13168231
detail placement HPWL	9901517	10928985
detail placement STWL	10637190	11674987
maximum STWL	431085	415325
total movement	795829	8705103
maximum movement	5684	218214
average congestion	0.8215	0.8134
total overflow	49	49
peak bin density	1	1
legalization runtime (s)	0.0667	0.0064


## Algorithm Comparison



Input




Abacus




Tetris

# Analyzer : Vertical Comparison


- Analyzing the numerical changes of an indicator **across different stages**
- Differences from: 1) data change, and 2) differences evaluation models
- Usage: evaluating the design quality, analyzing the margin, and optimizing collaboratively



**Wirelength**



**#Instances**



**Congestion**

**01**

**iEDA Infrastructure**

**02**

**Feature**

**03**

**Flow**

# iEDA Features

## For IC Designer


- Establish the backend physical design flow
- Support TCL language
- Provide rich performance evaluations
- Support layout visualization
- Support data snapshots, and toolchain data recovery
- User-friendly, with user guides and community support

- Provide Netlist -> GDSII interface
- Offer multi-language version interfaces (C++, Python, TCL, RUST)
- Offer rich performance evaluation interfaces
- Provide kinds of analysis and debugging tools
- Unified development framework, basic infrastructure
- Development manuals, community support


## For EDA Coder

# Uniform Software Framework and API

## Software Structure



## API



## Application

```
def run_iPL(self):  
    ieda.flow_init(config="./iEDA_config/flow_config.json")  
    ieda.db_init(config="./iEDA_config/db_default_config.json")  
    ieda.db_init(sdc_path = "./sdc/asic_top_SYN_MAX_1.sdc")  
    ieda.def_init(path="./result/iTO_fix_fanout_result.def")  
    ieda.run_placer(config="./iEDA_config/pl_default_config.json")  
    ieda.def_save(path="./result/iPL_result.def")  
    ieda.netlist_save(path="./result/iPL_result.v")  
    ieda.report_db(path="./result/report/pl_db.rpt")  
    ieda.flow_exit()
```


## Python

```
1 flow_init -config ./iEDA_config/flow_config.json  
2 db_init -config ./iEDA_config/db_default_config.json  
3 source ./script/DB_script/db_path_setting.tcl  
4 source ./script/DB_script/db_init_sdc.tcl  
5 source ./script/DB_script/db_init_lef.tcl  
6 def_init -path ./result/iTO_fix_fanout_result.def  
7 run_placer -config ./iEDA_config/pl_default_config.json  
8 def_save -path ./result/iPL_result.def  
9 netlist_save -path ./result/iPL_result.v -exclude_cell_names {}  
10 report_db -path "./result/report/pl_db.rpt"  
11 flow_exit
```

## TCL

# Multiple Programming Language

✓ Support **C++**、**RUST**、**TCL**、**Python**



C++ API

```
/// run placer
if (PLFConfig::getInstance()->is_run_placer()) {
    if (tmInst->autoRunPlacer(PLFConfig::getInstance()->get_ip1_path())) {
    }
}
```

TCL API

```
#####
## read def
#####
def_init -path ./result/iT0_fix_fanout_result.def

#####
## run Placer
#####
run_placer -config ./iEDA_config/pl_default_config.json
```

Python API

```
def run_placer(self, input_def : str):
    self.read_def(input_def)
    path = self.path_manager.get_workspace().get_config_ieda(FlowStep.place)
    ieda.run_placer(path)
```

iEDA Code








# Data Snapshot & Recovery

- iEDA adopts **serialization and deserialization** to achieve data snapshot and recovery:


## Data Snapshot

- Tool Process Data
- Result Data
- Algorithm Data



## Data Recovery

- Tool Process Data
- Result Data
- Algorithm Data





# Rich API and Documentation

## C++ API Doc

	API list		
	API Command	Type	Description
buildRCTree			
initRcTree	set_num_threads	builder	set the numbers of threads
initRcTree	set_design_work_space	builder	set the directory to output the timing reports
resetRcTree	readLiberty	builder	read the liberty files
buildGraph	readDesign	builder	read the design verilog file
isBuildGraph	readSpef	builder	read the spef file
resetGraph	readSdc	builder	read the sdc file
resetGraphData	readAocv	builder	read the aocv files
insertBuffer	makeOrFindRCTreeNode	builder	make RC tree internal node
removeBuffer	makeOrFindRCTreeNode	builder	make RC tree pin node
repowerInstance	incrCap	builder	set the node's cap
moveInstance	makeResistor	builder	make resistor edge of RC tree
writeVerilog	updateRCTreeInfo	builder	update the RC info after making the RC tree
setSignificantDigits	builder		set the significant digits of the timing report
incrUpdateTiming	action		incremental propagation to update the timing data
updateTiming	action		update the timing data

## User Manual

```

script
script|
scripts/design/sky130_gcd/script
  DB_script
  | db_init_lef.tcl
  | db_init_lib_drv.tcl
  | db_init_lib_fixfanout.tcl
  | db_init_lib_hold.tcl
  | db_init_lib_setup.tcl
  | db_init_lib.tcl
  | db_init_sdc.tcl
  | db_init_spef.tcl
  | db_path_setting.tcl
  | run_db_checknet.tcl
  | run_db_report_evl.tcl
  | run_db.tcl
  | run_def_to_gds_text.tcl
  | run_def_to_verilog.tcl
  | run_netlist_to_def.tcl
  | run_read_verilog.tcl
  ICTS_script
  | run_icts_eval.tcl
  | run_icts_sta.tcl
  | run_icts.tcl
  iDRC_script
  | run_iDRC_gui.tcl
  | run_iDRC.tcl
  iFP_script
  | module
  | | create_tracks.tcl
  | | pdn.tcl
  | | set_clocknet.tcl
  | run_iFP.tcl
  iGUI_script
  | run_iGUI.tcl
  iNO_script
  | run_iNO_fix_fanout.tcl
  iPL_script
  | run_iPL_eval.tcl
  | run_iPL_filler.tcl
  | run_iPL_gui.tcl
  # Data process flow scripts
  # initialize lef
  # initialize lib only for flow of drv
  # initialize lib only for flow of fix fanout
  # initialize lib only for flow of optimize hold
  # initialize lib only for flow of optimize setup
  # initialize lib for common flow
  # initialize sdc
  # initialize spef
  # set paths for all processing technology files, including TechLEF, LEF, Lib, sdc and spef
  # check net connectivity based on data built by DEF (.def) and LEF (.lef & .tlef)
  # report wire length and congestion based on data built by DEF (.def) and LEF (.lef & .tlef)
  # test building data by DEF (.def) and LEF (.lef & .tlef)
  # transform data from DEF (.def) to GDSII (.gdsii)
  # transform data from DEF (.def) to netlist (.v)
  # transform data from netlist (.v) to DEF (.def)
  # test read verilog file (.v)
  # CTS flow scripts
  # report wire length for CTS result
  # report CTS STA
  # run CTS
  # DRC(Design Rule Check) flow scripts
  # show GUI for DRC result
  # run DRC
  # Floorplan flow scripts
  # submodule for floorplan scripts
  # create tracks for routing layers
  # create pdn networks
  # set clock net
  # run Floorplan
  # GUI flow scripts
  # run GUI
  # NO(Netlist Optimization) flow scripts
  # run Fix Fanout
  # Placement flow scripts
  # report congestion statistics and wire length for Placement result
  # run standard cell filler
  # run gui flow that shows Global Placement Processing result
  scripts
  | design
  | | ispd18
  | | sky130_gcd
  | | | iEDA
  | | | | iEDA_config
  | | | | README.md
  | | | result
  | | | run_iEDA_gui.py
  | | | run_iEDA.py
  | | | run_iEDA.sh
  #iEDA flows for different designs
  #tbd
  #flow of gcd in sky130
  # iEDA parameters configuration files
  # iEDA result output files
  # Python3 script for running all iEDA flow with GUI layout
  # Python3 script for running all iEDA flow
  # POSIX shell script for running all iEDA flow
    
```

Doc Link: <https://gitee.com/iEDA-ipd/iEDA/tree/master/docs>

**01**

**iEDA Infrastructure**

**02**


**Feature**

**03**

**Flow**

# Flow: Netlist -> GDSII

- ✓ Enabling the Physical Design Flow,
- ✓ Supporting Technologies: 110nm, 28nm, Open-source Technologies (Sky130, Nangate45)



**iEDA Physical Design Flow**

# Environment Config

- **Userguide:** [https://gitee.com/oscc-project/iEDA/blob/master/docs/user\\_guide/iEDA\\_user\\_guide.md](https://gitee.com/oscc-project/iEDA/blob/master/docs/user_guide/iEDA_user_guide.md)

## Download and Compile iEDA

```
# 下载iEDA仓库
git clone https://gitee.com/oscc-project/iEDA.git iEDA && cd iEDA
# 通过apt安装编译依赖, 需要root权限
sudo bash build.sh -i apt
# 编译 iEDA
bash build.sh -j 16
# 若能够正常输出 "Hello iEDA!" 则编译成功
./bin/iEDA -script scripts/hello.tcl
```

拷贝 ./bin/iEDA 到目录 ./scripts/design/sky130\_gcd

```
# 拷贝 iEDA 到sky130 目录
cp ./bin/iEDA scripts/design/sky130_gcd/.
```

## Design

✓ **Netlist**

## (28nm) Library

- ✓ **TechLEF**
- ✓ **Std Cell LEF**
- ✓ **liberty**
- ✓ **sdc**
- ✓ **(spef)**

## Environment



PDK



Design



Server

Ubuntu 20.04.5 LTS



3rd Party

# TCL Script

```
├── design                #iEDA flows for different designs
│   ├── ispd18           #tbd
│   └── sky130_gcd       #flow of gcd in sky130
│       ├── iEDA
│       ├── iEDA_config # iEDA parameters configuration files
│       ├── README.md
│       ├── result      # iEDA result output files
│       ├── run_iEDA_gui.py # Python3 script for running all iEDA flow with GUI layout
│       ├── run_iEDA.py  # Python3 script for running all iEDA flow
│       ├── run_iEDA.sh  # POSIX shell script for running all iEDA flow
│       └── script      # TCL script files
├── foundry
│   ├── README.md
│   └── sky130          # SkyWater Open Source PDK
│       ├── lef         # lef files
│       ├── lib         # lib files
│       ├── sdc         # sdc files
│       └── spef        # folder for spef files if needed
└── hello.tcl          # Test running iEDA
```

```
├── DB_script            # Data process flow scripts
│   ├── db_init_lef.tcl # initialize lef
│   ├── db_init_lib_drv.tcl # initialize lib only for flow of drv
│   ├── db_init_lib_fixfanout.tcl # initialize lib only for flow of fix fanout
│   ├── db_init_lib_hold.tcl # initialize lib only for flow of optimize hold
│   ├── db_init_lib_setup.tcl # initialize lib only for flow of optimize setup
│   ├── db_init_lib.tcl # initialize lib for common flow
│   ├── db_init_sdc.tcl # initialize sdc
│   ├── db_init_spef.tcl # initialize spef
│   ├── db_path_setting.tcl # set paths for all processing technology files, including TechLEF, LEF, Lib, sdc and spef
│   ├── run_db_checknet.tcl # check net connectivity based on data built by DEF (.def) and LEF (.lef & .tlef)
│   ├── run_db_report_evl.tcl # report wire length and congestion based on data built by DEF (.def) and LEF (.lef & .tlef)
│   ├── run_db.tcl # test building data by DEF (.def) and LEF (.lef & .tlef)
│   ├── run_def_to_gds_text.tcl # transform data from DEF (.def) to GDSII (.gdsii)
│   ├── run_def_to_verilog.tcl # transform data from DEF (.def) to netlist (.v)
│   ├── run_netlist_to_def.tcl # transform data from netlist (.v) to DEF (.def)
│   └── run_read_verilog.tcl # test read verilog file (.v)
├── iCTS_script         # CTS flow scripts
│   ├── run_iCTS_eval.tcl # report wire length for CTS result
│   ├── run_iCTS_STA.tcl # report CTS STA
│   └── run_iCTS.tcl # run CTS
├── iDRC_script        # DRC(Design Rule Check) flow scripts
│   ├── run_iDRC_gui.tcl # show GUI for DRC result
│   └── run_iDRC.tcl # run DRC
├── iFP_script         # Floorplan flow scripts
│   └── module          # submodule for Floorplan scripts
│       ├── create_tracks.tcl # create tracks for routing layers
│       ├── pdn.tcl # create pdn networks
│       └── set_clocknet.tcl # set clock net
│   └── run_iFP.tcl # run Floorplan
├── iGUI_script        # GUI flow scripts
│   └── run_iGUI.tcl # run GUI
├── iNO_script         # NO(Netlist Optimization) flow scripts
│   └── run_iNO_fix_fanout.tcl # run Fix Fanout
├── iPL_script         # Placement flow scripts
│   ├── run_iPL_eval.tcl # report congestion statistics and wire length for Placement result
│   └── run_iPL_filler.tcl # run standard cell filler
```

# TCL Script

Flow

```
#####  
## run floorplan  
#####  
os.system('./iEDA -script ./script/iFP_script/run_iFP.tcl')  
#####  
## run NO -- fix fanout  
#####  
os.system('./iEDA -script ./script/iNO_script/run_iNO_fix_fanout.tcl')  
#####  
## run Placer  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL.tcl')  
os.system('./iEDA -script ./script/iPL_script/run_iPL_eval.tcl')  
#####  
# run CTS  
#####  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS.tcl')  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS_eval.tcl')  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS_STA.tcl')  
#####  
## run TO -- fix drv  
#####  
os.system('./iEDA -script ./script/iTO_script/run_iTO_drv.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_drv_STA.tcl')  
#####  
# run TO -- opt_hold  
#####  
os.system('./iEDA -script ./script/iTO_script/run_iTO_setup.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_hold.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_hold_STA.tcl')  
#####  
# run PL Incremental Flow  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL_legalization.tcl')  
os.system('./iEDA -script ./script/iPL_script/run_iPL_legalization_eval.tcl')  
#####  
## run Router  
#####  
os.system('./iEDA -script ./script/iRT_script/run_iRT.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_eval.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_STA.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_DRC.tcl')  
#####  
## run Filler  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL_filler.tcl')  
#####  
## run def to gdsii  
#####  
os.system('./iEDA -script ./script/DB_script/run_def_to_gds_text.tcl')
```


Placement

```
#####  
## init flow config  
#####  
flow_init -config ./iEDA_config/flow_config.json  
#####  
## read db config  
#####  
db_init -config ./iEDA_config/db_default_config.json  
#####  
## reset data path  
#####  
source ./script/DB_script/db_path_setting.tcl  
#####  
## reset sdc  
#####  
source ./script/DB_script/db_init_sdc.tcl  
#####  
## read lef  
#####  
source ./script/DB_script/db_init_lef.tcl  
#####  
## read def  
#####  
def_init -path ./result/iTO_fix_fanout_result.def  
#####  
## run Placer  
#####  
run_placer -config ./iEDA_config/pl_default_config.json  
#####  
## Save def  
#####  
def_save -path ./result/iPL_result.def  
#####  
## Save netlist  
#####  
netlist_save -path ./result/iPL_result.v -exclude_cell_names {}  
#####  
## report  
#####  
report_db -path "./result/report/pl_db.rpt"  
#####  
## Exit  
#####  
flow_exit
```



# Parameter Config

- Config



```
iEDA / scripts / design / sky130_gcd / iEDA_config / pl_default_config.json
Code Blame 82 lines (82 loc) · 2.38 KB
3      "is_max_length_opt": 0,
4      "max_length_constraint": 1000000,
5      "is_timing_effort": 0,
6      "is_congestion_effort": 0,
7      "ignore_net_degree": 100,
8      "num_threads": 1,
9      "GP": {
10     "Wirelength": {
11         "init_wirelength_coef": 0.25,
12         "reference_hpw1": 446000000,
13         "min_wirelength_force_bar": -300
14     },
15     "Density": {
16         "target_density": 0.8,
17         "bin_cnt_x": 128,
18         "bin_cnt_y": 128
19     },
20     "Nesterov": {
21         "max_iter": 2000,
22         "max_backtrack": 10,
23         "init_density_penalty": 0.00008,
24         "target_overflow": 0.1,
25         "initial_prev_coordi_update_coef": 100,
26         "min_precondition": 1.0,
27         "min_phi_coef": 0.95,
28         "max_phi_coef": 1.05
29     }
30 },
31     "BUFFER": {
32         "max_buffer_num": 10000,
33         "buffer_type": [
34             "sky130_fd_sc_hs_buf_1"
35         ]
36     },
37     "LG": {
38         "max_displacement": 1000000,
39         "global_right_padding": 0
```

```
iEDA / scripts / design / sky130_gcd / iEDA_config / pl_default_config.json
Code Blame 82 lines (82 loc) · 2.38 KB
42     "max_displacement": 1000000,
43     "global_right_padding": 0,
44     "enable_networkflow" : 0
45 },
46     "Filler": {
47         "first_iter": [
48             "sky130_fd_sc_hs_fill_8",
49             "sky130_fd_sc_hs_fill_4",
50             "sky130_fd_sc_hs_fill_2",
51             "sky130_fd_sc_hs_fill_1"
52         ],
53         "second_iter": [
54             "sky130_fd_sc_hs_fill_8",
55             "sky130_fd_sc_hs_fill_4",
56             "sky130_fd_sc_hs_fill_2",
57             "sky130_fd_sc_hs_fill_1"
58         ],
59         "min_filler_width": 1
60     },
61     "MP": {
62         "fixed_macro": [],
63         "fixed_macro_coordinate": [],
64         "blockage": [],
65         "guidance_macro": [],
66         "guidance": [],
67         "solution_type": "BStarTree",
68         "SimulateAnneal": {
69             "perturb_per_step": 100,
70             "cool_rate": 0.92
71         },
72         "Partition": {
73             "parts": 66,
74             "ufactor": 100,
75             "new_macro_density": 0.6
76         },
77         "halo_x": 0,
78         "halo_y": 0,
79         "output_path": "${RESULT_DIR}/pl/"
```

# How to Run Netlist -> GDSII Flow by iEDA




Flow	Script	Config	Design Input
布图规划 (Floorpan)	<code>./iEDA -script ./script/iFP_script/run_iFP.tcl</code>		<code>./result/verilog/gcd.v</code>
网表优化 (Fix Fanout)	<code>./iEDA -script ./script/INO_script/run_iNO_fix_fanout.tcl</code>	<code>./iEDA_config/cts_default_config.json</code>	<code>./result/iFP_result.def</code>
布局 (Placement)	<code>./iEDA -script ./script/iPL_script/run_iPL.tcl</code>	<code>./iEDA_config/pl_default_config.json</code>	<code>./result/iTO_fix_fanout_resu</code>
布局结果评估 (评估线长和拥塞)	<code>./iEDA -script ./script/iPL_script/run_iPL_eval.tcl</code>		<code>./result/iPL_result.def</code>
时钟树综合 (CTS)	<code>./iEDA -script ./script/iCTS_script/run_iCTS.tcl</code>	<code>./iEDA_config/cts_default_config.json</code>	<code>./result/iPL_result.def</code>
时钟树综合结果 评估 (评估线长)	<code>./iEDA -script ./script/iCTS_script/run_iCTS_eval.tcl</code>		<code>./result/iCTS_result.def</code>
时钟树综合时序 评估 (评估时序)	<code>./iEDA -script ./script/iCTS_script/run_iCTS_STA.tcl</code>		<code>./result/iCTS_result.def</code>
修复DRV违例 (Fix DRV Violation)	<code>./iEDA -script ./script/iTO_script/run_iTO_drv.tcl</code>	<code>./iEDA_config/to_default_config_drv.json</code>	<code>./result/iCTS_result.def</code>
Fix DRV结果评 估 (评估时序)	<code>./iEDA -script ./script/iTO_script/run_iTO_drv_STA.tcl</code>		<code>./result/iTO_drv_result.def</code>
修复Hold违例 (Fix Hold Violation)	<code>./iEDA -script ./script/iTO_script/run_iTO_hold.tcl</code>	<code>./iEDA_config/to_default_config_hold.json</code>	<code>./result/iTO_drv_result.def</code>
Fix Hold结果评 估 (评估时序)	<code>./iEDA -script ./script/iTO_script/run_iTO_hold_STA.tcl</code>		<code>./result/iTO_hold_result.def</code>
单元合法化 (Legalization)	<code>./iEDA -script ./script/iPL_script/run_iPL_legalization.tcl</code>	<code>./iEDA_config/pl_default_config.json</code>	<code>./result/iTO_hold_result.def</code>
合法化结果评估 (评估线长和拥塞)	<code>./iEDA -script ./script/iPL_script/run_iPL_legalization_eval.tcl</code>		<code>./result/iPL_lg_result.def</code>
布线 (Routing)	<code>./iEDA -script ./script/iRT_script/run_iRT.tcl</code>		<code>./result/iPL_lg_result.def</code>




# Data Analysis

## Instance number




- ✓ Floorplanning -> Routing, where #Inst increased by **8594**, generated by the Fix Fanout, CTS, DRV, and Fix Setup/Hold.
- ✓ In the Filler stage, **252361** Instances is added.

## Net number



- ✓ The total increase #nets in backend physical design flow is **8324**, primarily contributed by netlist optimization and clock tree synthesis stages, which are 5140 and 3284, respectively.


## Pin number




- ✓ Most of the nets consist of **2** pins and **3** pins.
- ✓ The number of nets with excessive fanout (Pins in Net) was optimized in the NO stage, reducing from **2893** to **7**.
- ✓ In the CTS stage, **87** new clock nets with excessive fanout were generated (Pin Number > 32).

# Example Design: ysyx-04-01


- RTL: ysyx(一生一芯)-04
- PDK: 28nm
- Area: 1.5mm × 1.5 mm
- Power: dynamic = 317mW, leakage = 29 mW
- Freq.: 200MHz
- Scale: >1.5M Gates
- Features: 11 pipelines with cache, IP: UART, VGA, PS/2, SPI, SDRAM, 2 PLLs, support Linux




Floorpl




PDN




Placeme





CTS



Routing



DRC




part metrics	iPL (place)	iCTS	iTO	iRT (route)
#inst	1043440	1057291	1057549	1057549
#net	1015532	1029383	1029641	1029641
utilization	0.563929	0.570644	0.570768	0.570768
HPWL	34108823398	35042653984	35044866877	50157263995*
STWL	46195026227	46580611921	46581568292	
frequency	245.245	238.226	241.386	224.254
#DRC	0	0	0	233335


\* Total wirelength after routing

# Example Design: from other users

- gcd & APU



gcd, skywater 130nm  
Area: 0.15mm  $\times$  0.15 mm




APU, skywater 130nm  
Area: 0.45mm  $\times$  0.45 mm

# iEDA & OpenROAD

Flow				placement		routing			sta		
metrics	design	PDK	时钟_MHz	GP_original HPWL (um)	DP HPWL(PL_eval)	droute run time (s)	total wire length	total vias	setup_slack (max)	hold_slack (min)	suggest freq(MHz)
openroad	APU	sky130	50	108025.8	304807.6	900	348193	42309	14.28	0.44	174.8251748
	BM64	sky130	50	950721.2	1151209.6	660	1298431	118906	14.22	0.42	173.0103806
	PPU	sky130	50	799473.6	1325241.3	14220	1666739	173502	15.46	0.38	220.2643172
	aes	sky130	50	1736825.9	2234547.8	1920	2695657	280870	14.7	0.22	188.6792453
	aes_core	sky130	50	1915862.8	2353877.1	2040	2809505	271884	14.73	0.4	189.7533207
	blabla	sky130	50	2162081.7	2401241.7	1320	2651252	226526	9.84	0.38	98.42519685
	caravel_upw	sky130	50	35240.4	60479.9	180	66621	7595	17.82	0.4	458.7155963
	gcd	sky130	50	10958.5	23153.9	60	25345	3798	16.73	0.44	305.8103976
	picorv32a	sky130	50	955226.7	1458821.9	2040	1659581	177160	8.78	0.38	89.12655971
	s44	sky130	50	3153.7	6408.8	1020	7149	1220	19.25	0.42	1333.333333
salsa20	sky130	50	2014421.6	2231403.5	1140	255535	262945	9.93	0.41	99.30486594	
iEDA	APU	sky130	50	101311.635	108052.855	59.15	153766.992	39682	15.81	0.364	238.638
	BM64	sky130	50	724102.907	734325.379	167.71	814055.014	183714	15.73	0.386	234.199
	PPU	sky130	50	798854.543	814966.702	236.65	1133497.302	141243	16.185	0.354	262.124
	aes	sky130	50	1787923.281	1804659.776	456.84	2447231.105	284325	15.856	0.261	241.341
	aes_core	sky130	50	1869162.753	1880282.585	417.38	2360070.252	261450	15.934	0.366	245.913
	blabla	sky130	50	1915513.912	1935383.056	305.18	2004497.857	192730	12.203	0.341	128.25
	caravel_upw	sky130	50	34144.56	35161.52	1.17	50311073	15885	18.313	0.353	592.825
	gcd	sky130	50	11282.203	11774.379	0.78	16126254	9534	17.735	0.403	441.47
	picorv32a	sky130	50	928885.74	951888.682	236.62	1093014.143	163736	13.825	0.341	161.933
	s44	sky130	50	3008.324	3292.983	0.27	4641801	2764	19.421	0.388	1727.05
salsa20	sky130	50	1895922.266	1938562.099	429.95	2331960.542	267963	12.629	0.384	135.676	
Ratio	APU	sky130	50	1.066272398	2.820912043	15.21	2.264419662	1.0662013	0.903225806	1.208791209	0.732595709
	BM64	sky130	50	1.312964208	1.56771049	3.94	1.59501628	0.647234288	0.904005086	1.088082902	0.738732363
	PPU	sky130	50	1.000774931	1.626129383	60.09	1.470439318	1.22839362	0.955205437	1.073446328	0.840305799
	aes	sky130	50	0.97142082	1.23821001	4.20	1.101513051	0.987848413	0.927093845	0.842911877	0.781795241
	aes_core	sky130	50	1.024984473	1.251874117	4.89	1.190432784	1.039908204	0.924438308	1.092896175	0.771627855
	blabla	sky130	50	1.128721481	1.240706171	4.33	1.322651451	1.175354122	0.806359092	1.114369501	0.767447929
	caravel_upw	sky130	50	1.032094132	1.720059315	154.50	0.001324182	0.478124016	0.973079233	1.133144476	0.773779102
	gcd	sky130	50	0.971308529	1.966464643	77.09	0.001571661	0.398363751	0.943332394	1.091811414	0.692709352
	picorv32a	sky130	50	1.028357589	1.532555148	8.62	1.518352723	1.081985635	0.635081374	1.114369501	0.55039158
	s44	sky130	50	1.048324582	1.946198933	3,784.06	0.001540135	0.441389291	0.991195098	1.082474227	0.772029376
salsa20	sky130	50	1.062502211	1.15106114	2.65	0.10957947	0.981273534	0.786285533	1.067708333	0.731926545	
<b>Average</b>				1.058884123	1.641989218	374.51	0.961530974	0.866006925	0.88630011	1.082727813	0.741212805

# Functional Shelf

- **Level 1:** Open-source tools, RTLs, PDKs support chip design
- **Level 2:** Open-source Infrastructure supports EDA **Tool** and **Algorithm** development





# R & D EDA Tools or Algorithms

- **Min Wirelength Model**

$$\begin{aligned} \min_v \quad & W(v) \\ \text{s.t.} \quad & \rho_b(v) \leq \rho_0, \quad \forall b \in B \end{aligned}$$


- where  $v$  is cell location,  $W(v)$  is wirelength,  $\rho_b(v)$  is the area density in  $b \in B$ ,  $\rho_0$  is density threshold.

- **Nesterov Method Or Conjugate Gradient**

1. Given  $x_0, r_0 = Ax_0 - b, p_0 = -r_0$
2. For  $k = 0, 1, 2, \dots$  until  $\|r_k\| = 0$


$$\begin{aligned} \alpha_k &= r_k^T r_k / p_k^T A p_k \\ x_{k+1} &= x_k + \alpha_k p_k \\ r_{k+1} &= r_k + \alpha_k A p_k \\ \beta_{k+1} &= r_{k+1}^T r_{k+1} / r_k^T r_k \\ p_{k+1} &= -r_{k+1} + \beta_{k+1} p_k \end{aligned}$$

- **Assignment: please implement CG method by C++ or Python, and test it on "iEDA/iPL" , submit by PR to iEDA repo.**



```
38 class Nesterov
39 {
40 public:
41     Nesterov();
42     Nesterov(const Nesterov& other) = delete;
43     Nesterov(Nesterov&& other) = delete;
44     ~Nesterov() = default;
45
46     // getter.
47     int get_current_iter() const { return _current_iter; }
48     const std::vector<Point<int32_t>>& get_current_coords() const { return _current_coords; }
49     const std::vector<Point<float>>& get_current_grads() const { return _current_gradients; }
50     const std::vector<Point<float>>& get_next_grads() const { return _next_gradients; }
51     const std::vector<Point<int32_t>>& get_next_coords() const { return _next_coords; }
52     const std::vector<Point<int32_t>>& get_next_slp_coords() const { return _next_slp_coords; }
53     float get_next_steplength() const { return _next_steplength; }
54
55     // for RDP
56     const std::vector<Point<float>>& get_next_gradients() const { return _next_gradients; }
57     float get_next_parameter() const { return _next_parameter; }
58     void set_next_coords(const std::vector<Point<int32_t>>& next_coords) { _next_coords = next_co
59     void set_next_slp_coords(const std::vector<Point<int32_t>>& next_slp_coords) { _next_slp_coord
60     void set_next_gradients(const std::vector<Point<float>>& next_gradients) { _next_gradients = nex
61     void set_next_parameter(float next_parameter) { _next_parameter = next_parameter; }
62     void set_next_steplength(float next_steplength) { _next_steplength = next_steplength; }
63
64     // function.
65     void initNesterov(std::vector<Point<int32_t>> previous_coords, std::vector<Point<float>> previo
66         std::vector<Point<int32_t>> current_coords, std::vector<Point<float>> current
67     void calculateNextSteplength(std::vector<Point<float>> next_grads);
68
69     void runNextIter(int next_iter, int32_t thread_num);
70     void runBackTrackIter(int32_t thread_num);
71
```


# iEDA Infra.: Evolution – System



# iEDA Infra.: Evolution – Engine



iEDA Engine



# Conclusions and Future works

- **Conclusions**

- The iEDA infrastructure
- Its features
- How to use to design chip from netlist to GDS

- **Future works**

- More Solvers
- High-performance
- More APIs

# iEDA Tutorial Agenda

---

- **Part 0:** iEDA Overview (**Xingquan Li**)
- **Part 1:** iEDA Infrastructure (**Zengrong Huang**)
- **Part 2:** iPL: Placement Tool and Its Technology (**Shijian Chen**)
- **Part 3:** iCTS: Clock Tree Synthesis Tool and Its Technologies (**Weiguo Li**)
- **Part 4:** iRT: Routing Tool and Its Technologies (**Zhisheng Zeng**)
- **Part 5:** iSTA: Static Timing Analysis Tool and Its Technologies (**Simin Tao/He Liu**)
- **Part 6:** iPA: Power Analysis Tool and Its Technologies (**Siming Tao**)

# OSCC-Project / iEDA

OSCC iEDA Public

Edit Pins Watch 3 Fork 21 Starred 231

master 3 Branches 0 Tags

Go to file Add file Code

0xharry and gitee-org 111 Merge iPD 57a6b6a - last week 2,107 Commits

.gitee	init repo of OSCC/iEDA	last year
cmake	feature:support IR rust and C operation	2 weeks ago
docs	finish iPL Timing-driven placement	2 months ago
scripts	select SPEF file for tcl script	last week
src	Merge branch 'master' of gitee.com:oscc-project/iEDA	last week
.clang-format	!1 up	last year
.clang-tidy	!1 up	last year
.dockerignore	update	last month
.gitignore	feature	6 months ago
.gitmodules	update src/third_party/mc-kahypar submodule.	last month
CMakeLists.txt	feature:add rust cmake	27 days ago
Dockerfile	update dockerfile	last month
LICENSE	fix typo from LICENSE	7 months ago
README-CN.md	Merge branch 'master' of gitee.com:oscc-project/iEDA into ...	last month
README.md	Merge branch 'master' of gitee.com:oscc-project/iEDA into ...	last month
build.sh	Merge branch 'master' of gitee.com:oscc-project/iEDA into ...	last month


**About**  
No description, website, or topics provided.  
Readme  
View license  
Activity  
Custom properties  
231 stars  
3 watching  
21 forks  
Report repository

**Releases**  
No releases published  
[Create a new release](#)

**Packages**  
No packages published  
[Publish your first package](#)

**Contributors** 25  
+ 11 contributors

**Languages**



# Thanks

Xingquan Li  
lixq01@pcl.ac.cn