

iEDA Tutorial Agenda

- **Part 0:** iEDA Overview **(Xingquan Li)**
- **Part 1:** iEDA Infrastructure **(Zengrong Huang)**
- **Part 2:** iPL: Placement Tool and Its Technologies **(Shijian Chen)**
- **Part 3:** iCTS: Clock Tree Synthesis Tool and Its Technologies **(Weiguo Li)**
- **Part 4:** iRT: Routing Tool and Its Technologies **(Zhisheng Zeng)**
- **Part 5:** iSTA: Static Timing Analysis Tool and Its Technologies **(He Liu)**
- **Part 6:** iPA: Power Analysis Tool and Its Technologies (Simin Tao)

EDA

iPL-1.0 An Open-source Placement Tool in iEDA

Shijian Chen1,3, Yihang Qiu², Xueyan Zhao3, Wenrui Wu 4, Namart Shahang Mart Shijian Tanggara. \mathbf{r} Xingquan Li¹

Peng Cheng Laboratory University of Chinese Academy of Sciences Institute of Computing Technology, Chinese Academy of Sciences Shenzhen University Email: chenshj@pcl.ac.cn, lixq01@pcl.ac.cn

May 10-13, 2024 | Xi'an, China

Outline

1 Background

2 Preliminaries

3 Placement Problems

4 iPL Tool

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

Background

EDA®

• Placement in physical design

• What placement means?

Background

- Three main steps in placement
	- Due to the complexity (NP-hard) of placement, we usually divide the placement problem into three subproblems.

Global Placement: Cells spread out to the appropriate location, ignoring cell overlaps

Legalization: Put the cells on the row/site and eliminate the overlap between the cells

Detail Placement: Adjust the elements locally to optimize the design goals

Background

• Many types of placement problems arise from contests

- Ø **Wirelength-Driven Placement**
	- ISPD'2005, ISPD'2006
- Ø **Routablity-Driven Placement**
	- ISPD'2011, DAC'2012, ICCAD'2012, ISPD'2014, ISPD'2015
- Ø **Detail Placement**
	- ICCAD'2013
- Ø **Timing-Driven Placement**
	- ICCAD'2014, ICCAD'2015
- Ø **Legalization**
	- ICCAD'2017
- Ø **3D Placement**
	- ICCAD'2022, ICCAD'2023

Outline

2 Preliminaries

3 Placement Problems

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

Preliminaries

• Wire connection between cells greatly affects wire length, timing, power…

(Figure to illustrate timing path and net)

- *RSMT: Rectilinear Steiner Minimal Tree*
- *HPWL: Half Perimeter Wirelength*

Preliminaries

• Placement needs to promise that cells do not overlap and are assigned to row/site

Outline

1 Background

2 Preliminaries

3 Placement Problems

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

May 10-13, 2024 | Xi'an, China 10

高麗

Global Placement

– The global placement target is HPWL, Written as $HPWL_e(v)$, The constraint is the density of each mesh after the bin has been divided, Written as $\rho_b(v) \le \rho_t$, $\forall b \in Bin$.

– The global placement objectives and constraints can be connected using the penalty method or the (HPWL)

(Density Model under bins)

The global placement objectives and constraints can be connected using the penalty method or the

(augmented) Lagrangian method to transform into an unconstrained optimization problem.

Global Placement

– The wire length and density models mentioned above are non-smooth, and if the gradient method is used, a **smoothing approximation** of the two is required.After the gradient vector is obtained, the solver (Nesterov, CG, ADMM, SGD, etc.) is used to solve the global placement problem iteratively.

The WAWL model and the electric density model have a good smoothing approximation

• Lu J, Chen P, Chang C C, et al. ePlace: Electrostatics-based placement using fast fourier transform and Nesterov's method[J]. *ACM Transactions on Design Automation of Electronic Systems (TODAES), 2015, 20(2): 1-34*

Legalization, Detail Placement

- After the global placement phase, the cells should be aligned with the rows and sites, oriented correctly towards the power rail, and arranged without overlapping. possible methods:
	- Divide the sub-elements (profile, height, and width) to solve the problem of **minimum cost and maximum flow**
	- In the two-stage method, the cells are assigned to the rows first, and the **shortest path** is found on the created map
	- **Tetris, Abacus, QP, LP**

– Detailed Placement needs to **maintain the legalization results.** Local optimization of indicators (wire length, timing, congestion) is performed.

Possible methods:

- In-line **cell shift**
- **Cell swapping**, selecting independent sets for matching
- Solve the **optimal branch delimitation** results for a small number of local cells

(Legalization)

Routablity-driven Placement

– Challenge

EDA®

- Cells **change greatly** in the **early stage** of placement
- Difficult to **balance** performance and accuracy of evaluation
- Increasing wire length and timing **damage** issues

– Problem description

– Common evaluation metric: **Total Overflow (TOF)** ,

Maximum Overflow (MOF)

- Routablity-driven placement adjusts the cell position **according to the congestion map**
- Methodology
	- Evaluation: Static, probabilistic, constructed, and network methods. At present, the **commonly used methods** are the **probability** method and the **construction** method
	- Optimization: Adjust the density to **indirectly optimize** congestion, and directly integrate congestion items to **participate in optimization**
- *N. Viswanathan, et al. The ISPD-2011 routability-driven placement contest and benchmark suite[C]. ISPD, 2011.*

(a) Wirelength-driven Placement (b) Routablity-driven Placement

Timing-driven Placement

– Challenge

- Cells **change greatly** in the **early stage**
- May cause **new timing violations** to appear
- Cells aggregate, **affecting the congestion**
- Problem description
	- **Total Negative Slack (TNS), Worst Negative Slack (WNS)**

(Timing-driven Placement)

- Get timing metrics from the timer to adjust cell coordinates
- Methodology
	- **Net-based approach**: Annotate the timing critical path information to the net level to **empower the critical net**, which can be easily adapted to all wire-length driving placements.
	- **Path-based approach**: According to the timing, a series constraint is added, and the position of the cells is updated by solving the **mathematical programming.**
	- **Differentiable methods**: Smoothing process of timing propagation process, and the timing metrics are added to the target of global placement.
- Kim M C, Hu J, Li J, et al. ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite[C] IEEE, 2015: 921-926.

Region-constraint Placement

– Motivation

- Modern placement requires specific cells to be placed in isolated voltage areas to **improve performance**.
- Problem description
	- A **Region area** (usually consisting of one or more rectangular sub-regions) excludes the placement of **specified cells**, and the **rest of the cells cannot be placed within the region**. Region constraints need to be considered in the global placement stage, otherwise, subsequent legalization and detailed placement will lead to serious quality loss.

– Methodology

- **NTUplace4dr**: Cell clustering, new wire length model, and new virtual net
- **Eh?Placer、RippleDR**: Look-ahead legalization and optimization of upper and lower bounds
- **DREAMPlace3.0**: Multi-electric field system placement

⁽Region-constraint Placement)

2.5D,3D Placement

– Motivation

EDA®

– The 3D integration approach is considered to be a promising way to **further address connectivity bottlenecks**, and the placement in 3D is critical to the quality of the 3D integration, as it needs to determine not only the **horizontal position but also the layer** in which it is located.

– Problem description

– In the 3D integration, different dies may use different processes, and the size of the same cell is different when it is located on different layers, which **introduces new constraints for partitioning**. At the same time, the cells in a net may belong to different dies, and the middle layer is connected through the terminal, this **net model also poses new challenges** to the placement.

(2.5D,3D Placement)

ISEDA 20 International

Other Placement

EDA

– New density expressions and calculations (functions, equations, or nets)

– Jointly optimize cell location/size and buffer Precise control of physical variables Differentiable Optimization Metrics (WL, Timing, Congestion) Second-order optimization method Optimize orientation learning Congestion estimates Timing estimation DRC estimation Power consumption estimation Hardware acceleration technology

Outline

2 Preliminaries

3 Placement Problems

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

iPL Tool Framework

– **Global Placement**

– WAWL, Electric Field, Nesterov, Refinement

– Abacus, Incr Legalize

– **Detail Placement**

– Optimal Shift, Cell Swap,

– **Timing-driven**

Placement

– Net Weight, Path Weight, Cell Balancing, Load Reduction

– **Routablity-driven Placement**

– Cell Inflation, Network Flow Cell Spreading

国道 ÈB. 第三 **STR**

20 International **Symposium of EDA**

iPL Tool Structure

- **PlacerDB**: Maintain layout and design data required for placement
- **Operator:**Extract the layout data for operation
- **Solver**: A collection of mature solver tools to aid in placement
- **Checker**: Perform violation checks, function detection, and report output on the current placement
- **Evaluator**: Evaluate the placement metrics strategied manager
- **Wrapper**: Placement data is read from the **Net all algo**ut Letter also design data source, and the Placement result is written **Example 2** Placer **DB** back to the data source
- **API:**The interface between the iPL and the external interface

(iPL Tool Structure)

iPL Basic Feature

– **iPL 1.0 completes the basic functions**

- **Data reading** supports extracting and processing placement-related data from iDB, and configuration files support **json reading**
- Meet the needs of the placement process:
	- **Global Placement:** Support HPWL, STWL, WAWL wire length + electric field density (gradient) evaluation, and use Nesterov method
	- **Legalization:** Using the Abacus method, full and incremental legalization modes are supported
	- **Detailed Placement**: Single-row shift of cells (optimal layout within rows), global/vertical swapping of cells, local reordering of cells, and movement within rows to eliminate density areas
	- **Filler:** You can specify the filler type to fill the blank space in the layout area
	- **Placement check:** cells placed within the layoutarea, aligned Row/Site, aligned Power rail, and whether the cells overlap

iPL Interconnecting Feature

– **iPL 1.0 completes the basic functions**

- iPL 1.0 expands the **interaction** between the placer and the **iEDA toolchain**
- Finish:
	- Invoke **eGR(Early Global Routing)**on assessment of the state of the placement
	- An **RC tree** is built based on the pre-routing information, and the timing information of the current placement state is evaluated using **iSTA**
	- Allows to return **a collection of legal spaces** that are not occupied in a specified area
	- Supports the read-in and **incremental legalization** of new cells
	- **Buffers insertion** for long wire optimization

iPL Tool API

iPL Tool API

iPL Tool Parameters

iEDA User Guide:

https://e.gitee.com/i-eda/repos/ieda[ipd/iEDA/blob/master/docs/user_guide/iEDA_user_guide.md](https://e.gitee.com/i-eda/repos/ieda-ipd/iEDA/blob/master/docs/user_guide/iEDA_user_guide.md)

ISEDA²⁰ | International

iPL Tool Output

– **iPL supports opensource chip "ysyx" oftape-out**

Macro, Multi-clock. Scale increasing, Auto-design

2022-08-12, 2nd Tapeout

110nm node, 1.5M gates (11-level pipeline with cache, IP: UART, VGA, PS/2, SPI, SDRAM, Two PLL on SoC, Support Linux)

(11-level pipeline with cache, IP: UART, VGA, PS/2, SPI, SDRAM, Two PLL on SoC, Support Linux)

– **iPL tool outputs**

(5-level pipeline, IP:Chiplink, UART, SPI)

ALC 前置 STAR SET AN 高麗

ISEDA²⁰ | International

iPL Tool Report

Basic information about the layout/design

Check violations, and the details of
violations are here siblings are listed:
violation detail report.txt

information of the Placement results

iPL Tool Result

– **Leglaization damages** wire length and timing, while **detail placement refines** it

- **Pin density and congestion decreased by 36% and 2%,** respectively relative to global Placement results
- Compared with the global placement, the final **HPWL and STWL increased by 8% and 7%; TNS and WNS grew by 6% and 1%**, respectively

Outline

2 Preliminaries

3 Placement Problems

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

iPL Timing-driven Result

- Leglaization damages wire length and timing, while detail placement refines it
- Compared to the initial version of iPL, **TNS and WNS improved 14% and 8%** , respectively
- Some **damages occurred in wirelength and congestion**

iPL Timing-driven Flow

– **Nonlinear Optimizer**

– Use the gradient method to move the cell

– **Timing Criticalty**

- Criticalty: "max", "sum" calculation

– **Net-weight Cell Movement**

– The net weight is updated to the gradient according to the "max" of the timing criticalty"

– **Path-wight Cell Relocation**

- Update "sum" of the timing \parallel \parallel No criticalty
- Cell/Buffer Balancing
- Load Reduction

Timing-driven Placement

Â

Timing Criticalty

– Initially defined at the end of the timing path

 $SLACK^{Late} = RequiredTime^{Late} - ArrivalTime^{Late}$ (1)

 $SLACK^{Late} < 0$, Indicates that there is a timing violation **at the end of the path**

– The criticality of Primary Output (PO) is modeled as :

$$
\lambda_{PO}^0 = 1 \tag{2}
$$

 $\lambda_{PO}^{k+1} = \lambda_{PO}^{k} * (\frac{1}{RequiredTime^{Line}})$ ArrivalTime^{Late} RequiredTime^{rate} for the second sequence of \mathcal{L} \overline{Rate}) (3)

– If there is a timing violation, the value on the right side of the equation will be greater than 1. The more severe the violation, the higher the value and the higher the criticality. The multiplication maintains the historical information of the previous step.

–––> A timing path

Timing Criticalty

– The net criticality is propagated through the inverse topological order assignment of cells

$$
\lambda_{Net_{i},j} = \lambda_{Net_{i},j} * (\frac{ArrivalTime^{Late}_{i} + Delay^{Late}_{i,j}}{ArrivalTime^{Late}_{j}})
$$

Timing Criticalty

- Net criticality is propagated through wire net inverse topological order allocation
	- ① The **max timing criticality** method:
	- \sum The sum timing $\lambda_{Net} = \sum_{\lambda_{Net}}$ **criticality** method:

$$
\lambda_{Net_i} = \max_{j \in Net_i} \lambda_{Net_{j,j}}
$$

 $\lambda_{Net_i} = \sum_{N_i} \lambda_{N_i}$ j∈N $e t$ _i $\lambda_{Net_{j,j}}$ |

 $=$ max λ_{Net} , $\qquad \qquad$ For net weighting

ISEDA²⁰ | International Symposium of EDA

 $=$ $\lambda_{Net_{j,j}}$ $\qquad \qquad$ For path weighting

– For example

The "max" method : $\lambda_{C_1} = max(\lambda_{A_2}, \lambda_{B_3})$ Cell 3
 $\sum_{N \geq 0}$ The "sum" method : $\lambda_{C_1} = \lambda_{A_2} + \lambda_{B_3}$

Net Weighting

- Net weighting based on net criticality assessment using momentum method
	- 1. Known the criticality of the (m-1)-th round and the mth round iterative net λ_{net}^{m-1} , λ_{net}^{m} $\frac{m}{\pi}$
	- 2. Variation of the weights of the line network in the m-th iteration: $\Delta w_{net}^m = \beta * \lambda_{net}^{m-1} + (1 \beta) * \lambda_{net}^m$ $\sum_{\alpha \circ t}$

3. Net weight
$$
w_{net}^m = w_{net}^{(m-1)} + \Delta w_{net}^m
$$

Minimize
$$
\sum_{(x,y)} \omega_e * WL_e(x, y)
$$

\nSubject to
\n $\rho_b(x, y) \le \rho_0, \forall b \in B;$
\n ω_{net}^{m-1}
\n ω_{net}^{m}
\n ω_{net}^{m}
\n ω_{net}^{m}
\n ω_{net}^{m}

 $\sum_{n \in \mathcal{I}}^{(m-1)} + \Delta w_{net}^m$ **The momentum method is used to maintain the weight change of the previous step**

International **KSIEP Symposium of EDA**

Cell Relocation

– **Mix multiple cell relocation methods**

• Flach G, Fogaça M, Monteiro J, et al. Drive strength aware cell movement techniques for timing driven placement[C]//Proceedings of the 2016 on International Symposium on Physical Design. 2016: 73-80.

Outline

2 Preliminaries

3 Placement Problems

4 iPL Tool

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

Significance

• **Relationship between Routability and Placement**

- Placement determines the cell positions, affecting the routing of interconnects, leading to mismatched demand and capacity values for edges in the routing graph.
- Routability-driven placement adjusts cell positions based on the congestion map to avoid hotspots, which facilitates subsequent routing. Without routability consideration, routing may encounter detours or even inability to connect between cells, necessitating iterative revisions and reducing VLSI design efficiency.
- Content of Routability-driven Placement (Focus on Evaluation and Optimization)
	- Wirelength-driven placement until cells are adequately dispersed
	- Building routing graph
	- Evaluation: Congestion, DRC violations, Pin accessibility
	- Optimization: Cell inflation, Congestion gradients

(The Process of Building a Routing Graph)

(Comparison: Wirelength-driven vs. Routability driven Placement)

Evaluation

• **Methods**

- In placement, rapid and accurate congestion evaluations are essential. Evaluating pin distribution helps identify congestion-prone areas and generate a congestion map.
- Congestion for Each Grid:

$$
capacity_{i,j} = \left| \frac{grid_h}{d_{pitch}(layer)} \right| \qquad \text{overflow}_{i,j} = \max[0, \text{ (de}]
$$
\n
$$
\bullet \text{ Input:} \qquad \text{input:} \qquad \text{input:}
$$

$$
\mathbf{u} \cdot \mathbf{v} = \mathbf{v}
$$

- Net/ Pin Coordinates
- Blockage
- Track/layer
- Output:
	- Congestion map
- Metrics:
	- Total overflow / Maximum overflow
	- Peak Weighted Congestion(PWC) PWC

$$
= \frac{\sum (K_x \times ACE(x))}{\sum K_x}
$$
 Network

$$
ACE(x) = \sum_{x \in A} K_x
$$

 $overflow_{i,j} = \max [0, (\text{demand}_{i,j}-\text{capacity}_{i,j})]$
and $\liminf_{j \to j} \log \min [0, \text{density}_{i,j}]$ $uttl_{i,j} = \text{ demand}_{\text{i,j}}$ / capacity $_{\text{i,j}}$

(Comparison of Four Congestion Evaluation Methods)

Optimization

- **Methods**
	- Indirect Congestion Optimization via Density Tuning
		- Cell Inflation:
			- Temporarily enlarge congested grid cells.
			- Key considerations: which cells to inflate, direction, and amount.
		- Threshold Density Adjustment:
			- Decrease the density threshold of congested grid cells, such as based on pin density corrections.

- Direct Congestion Representation in Objective Function
	- Smooth Net Congestion:
		- min $\lambda_1 WL + \lambda_2 \sum (D M_b)^2 + \lambda_3 \sum (C S_b)^2$ $)^2$
	- Smooth Pin Density:
		- min $\lambda_1 WL + \lambda_2 \sum (D M_b)^2 + \lambda_3 P$
	- Congestion Weighting on Wirelength:
		- $W = \sum_{i} (\alpha_e \max |x_i x_j| + \beta_e \max |y_i y_j|)$ \vert)
		- $\alpha_e = 1 + (f_v f_x)$, $\beta_e = 1 (f_v f_x)$

(Comparison of Strategies for Cell Inflation Methods)

Our Routability-driven Solution

- Wirelength Gradient: WA model
- Density Gradient: e-Density electrostatic field model

20 International

Symposium of EDA

- Algorithm: Nesterov gradient descent
- Congestion Evaluation Methods
	- § LUT-RUDY (Look Up Table-based RUDY)
	- § Early-GR
- Fine-Grained Cell Inflation:
	- § Selection of cells from peak congested grids
	- Independent inflation in horizontal (H) and vertical (V) directions
	- Dynamic inflation rate adjustment
	- § Superlinear inflation index correction

Routability evaluation and optimization begin once all cells in global placement are sufficiently dispersed (density overflow < 0.2).

山西

Evaluation Motivation

• **Issues with Existing Methods:**

- Static methods provide limited information, like pin density, and are
fost but less accurate in representing congestion fast but less accurate in representing congestion.
- Constructive methods directly use global routers to estimate congestion, offering high accuracy but can be slow due to router limitations.
- Probabilistic methods analyze wire density distribution, often using techniques like RUDY (Rectangular Uniform wire DensitY). RUDY balances evaluation speed and accuracy but makes unrealistic assumptions that limit precision.
	- Assumption 1: No need for accurate routing demand estimation for each net.
	- Assumption 2: Routers prioritize routing within the bounding box of each net.
- Previous research has emphasized routability optimization, often using $\frac{D(e)}{C(e)} = \sum_{i=1}^{m} \frac{HPWL(i) \times Width(i) \times Overlap(i)}{BBoxArea(i) \times C(e)}$ default methods for evaluation such as invoking routers. However, evaluation is equally crucial as optimization!
- ^l Key Questions: **How to design a routability evaluation method that balances performance and accuracy?**

(RUDY Conceptual Figure)

$$
D_e = \frac{\text{wire area}}{\text{net area}} = \frac{HPWL * Width}{BBox Area}
$$

m represents all nets, $\frac{D(e)}{C(e)}$ represents the congestion value of each bin, $Overlap(i)$ indicates the overlap area ratio between net and the current bin.

LUT-RUDY

- **Proposed Method: LUT-RUDY**
	- Two Assumptions of RUDY:
		- Assumption 1: No need for accurate routing demand estimation for each net.
		- Assumption 2: Routers prioritize routing within the bounding box of \Box Pin Count each net.
	- Addressing Assumption 1:
		- Inaccurate routing demand estimation for individual nets can accumulate and be magnified in modern designs with thousands of nets, leading to imprecise overall routing demand estimation. To improve the accuracy of individual net evaluation, we propose a strategy based on lookup table (LUT)-based true wirelength approximation.
	- Addressing Assumption 2: $\overline{c_{(e)}} = \sum_{i=1}^{n} L U I (PC, AR, Lness) \times \overline{C}$
		- To address unpredictable router behavior and congestion-prone designs requiring detour routing, we propose simulating routing behavior using Gaussian smoothing, which considers scenarios beyond net bounding rectangles.

$$
w_{ij} = \frac{1}{2\pi\sigma^2} \times e^{-\frac{(i-i_0)^2 + (j-j_0)}{2\sigma^2}}
$$

(Congestion Evaluation Process based on LUT-RUDY)

Routability Optimization-1^{ISEDA?} Symposium of EDA

• **Fine-Grained Cell Inflation Strategy**

- Congestion Map Preprocessing
	- Apply superlinear correction function to enhance pixel value differences and Apply superlinear inflation improve subsequent cell inflation effects.
- Limit the unidirectional inflation rate $h_{max}(v_{max})$ to not exceed 1.6 to maintain **Obtain corrected H/V** congestion maps algorithm stability. algorium stability.

• Selection of Cells for Inflation

• Selection of Cells for Inflation
- - Focus on areas with high local congestion. $\gamma_{\text{super}}^{hor} = \alpha \cdot \text{PWC}_{hor}$
		- Inflate cells within grids with congestion above the square root of the average peak weighted congestion (\sqrt{PWC})
- Direction of Inflation
	- Independently inflate cell height and width guided by the H/V congestion maps.
- Extent of Inflation
	- Inflation rate decreases with decreasing average peak congestion.
	- Dynamic Inflation Rate Adjustment, where the total inflation area threshold is Update inflation cell H/V 10% of the layout's whitespace area.

(Algorithm Flow for Cell Inflation)

Routability Optimization-2^{ISEDA?} Symposium of EDA

• **Differentiable Congestion Gradient**

- Motivation:
	- The cell inflation method cannot handle cases where there are no cells within congested grids.
	- The final result of min $\lambda_1 WL + \lambda_2 \sum (D - M_b)^2 + \lambda_3 \sum (C - S_b)^2$ leads to a (Local uniform wire density distribution, whereas congestion should focus more on locality.
- Model Assumptions:
	- Routers will only route within the BBox of each net.
	- Equal probability of routing at all positions within each net.
- Mathematical Model:
	- min $\lambda_1 WL + \lambda_2 \sum (D M_b)^2 + \lambda_3 \sum C$
		- $C_i = \sum \frac{P_x(N_i, g_k) \times P_y(N_i, g_k) \times Overflow_k}{\sum P_x(N_i, g_k) \times P_y(N_i, g_k)}$ $\sum P_{\mathcal{X}}(N_i,g_k) \times P_{\mathcal{Y}}(N_i,g_k)$
		- Introduce Bell-shaped functions to smooth $P_x(N_i, g_k)$ and $P_y(N_i, g_k)$)

(Net movement using net congestion penalties)

- Center point x_{N_i} of N_i is represented as $x_{N_i} = \frac{\max x_k + \min x_k}{2}$ 2
- Width w_{N_i} of N_i is represented as $w_{N_i} = \max x_k \min x_k$
- Apply WA function to smooth x_{N_i} and w_{N_i}

J.-M. Lin, et al. Routability-driven Global Placer Target on Removing Global and Local Congestion for VLSI Designs[C]. ICCAD,2021.

Outline

2 Preliminaries

3 Placement Problems

4 iPL Tool

5 iPL: Timing-driven

6 iPL: Routablity-driven

7 Conclusion

高麗

Conclusion

– **Summaries about iPL 1.0**

- We have developed a tool iPL to complete automatic placement, including global placement, legalizations, detailed placement, and support for timing driven and routablity-driven placements
- iPL works with other iEDA tools and provides rich interface calls
- The interface supports TCL, python and C++
- The goal of the design is to have a clear hierarchy, decoupled modules, and ease of use
- In the future, we will iteratively optimize with iCTS, iRT, and iSTA to achieve better PPA. At the same time, AI models will be connected in the future to promote the improvement of placement.

Q & A

ශ

Thanks

Shijian Chen chenshj@pcl.ac.cn

May 10-13, 2024 | Xi'an, China